Draw a 2-4 decoder circuit based on logic gates: Inputs: {S1,S0} - input control bits Outputs: {D3,D2,D1,D0} - decoder output bits