(a) Design a Finite State Machine (FSM) that has an input w and output z. The machine is a sequence detector that produces z=1 when the input sequence w is 0,0 or 1,1 . Otherwise, z=0.
(b) Write a complete Verilog program to model your FSM in Q4(a).