write a 128 x 9 ( 128 entries, 9-bit wide) ram model in verilog , with ports addr, data in, data out, rd, wr. indicate how many address and data bits you would need.